Description: The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated
with Micron SDRAM models. The design is verified with timing constraints at
115 MHZ.-err Platform: |
Size: 2628608 |
Author:ronsullivan |
Hits:
Description: SDRAM控制器的设计与VHDL实现
是pdf格式的。在工程中实现过-SDRAM Controller Design with VHDL realize is pdf format. In the projects implemented Platform: |
Size: 138240 |
Author:hjx |
Hits:
Description: 可以用的通用SDRAM控制器,可以用在FPGA上,是SDR类型的-Can use the generic SDRAM controller can be used in the FPGA, the SDR is the type of Platform: |
Size: 9216 |
Author:郑宏超 |
Hits:
Description: HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline.
HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim.
HSSDRC IP core is licensed under MIT License Platform: |
Size: 424960 |
Author:Arun |
Hits:
Description: 在ISE开发环境下的单速率SDRAM简单读写控制器设计,用的是verilog硬件描述语言-ISE development environment in a single-rate SDRAM controller read and write simple design, using the verilog hardware description language Platform: |
Size: 157696 |
Author:小桂 |
Hits: